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A 20 band sp3d5s spin-orbit-coupled, semiempirical, atomistic tight-binding model is used with a
semiclassical, ballistic field-effect-transistor model, to theoretically examine the bandstructure
carrier velocity and ballistic current in silicon nanowire NW transistors. Infinitely long, uniform,
cylindrical, and rectangular NWs, of cross sectional diameters/sides ranging from 3–12 nm are
considered. For a comprehensive analysis, n-type and p-type metal-oxide semiconductor NMOS
and PMOS NWs in 100, 110, and 111 transport orientations are examined. In general, physical
cross section reduction increases velocities, either by lifting the heavy mass valleys or significantly
changing the curvature of the bands. The carrier velocities of PMOS 110 and 111 NWs are a
strong function of diameter, with the narrower D=3 nm wires having twice the velocities of the
D=12 nm NWs. The velocity in the rest of the NW categories shows only minor diameter
dependence. This behavior is explained through features in the electronic structure of the silicon
host material. The ballistic current, on the other hand, shows the least sensitivity with cross section
in the cases where the velocity has large variations. Since the carrier velocity is a measure of the
effective mass and reflects on the channel mobility, these results can provide insight into the design
of NW devices with enhanced performance and performance tolerant to structure geometry
variations. In the case of ballistic transport in high performance devices, the 110 NWs are the ones
with both high NMOS and PMOS performance as well as low on-current variations with cross
section geometry variations. © 2010 American Institute of Physics. doi:10.1063/1.3372764
I. INTRODUCTION
Motivation: The recent advancements in process and
manufacturing of nanoelectronic devices have allowed the
manufacturability of nanowire NW devices, which are con-
sidered as possible candidates for a variety of applications.
For field-effect-transistor applications, NWs have recently
attracted large attention because of the possibility of en-
hanced electrostatic control and the possibility of close to
ballistic transport.1 Ultrascaled NW transistors of diameters
down to D=3 nm and gate lengths down to LG=15 nm,
have already been demonstrated by various experimental
groups.2–7 Beyond the use in ultrascaled high performance
logic and memory transistors, NWs have also attracted large
attention as biological sensors,8 optoelectronic,9,10 and ther-
moelectric devices.11,12 NW properties can be engineered and
optimized through size, crystal orientation, and strain.13,14
The carrier mobility and electrical conductivity that deter-
mine to a large degree the on-current and performance of
devices, are quantities closely related to the bandstructure
velocity of the channel. A thorough understanding of the
bandstructure velocity and the parameters that control it, will
aid the optimization and design of devices for a variety of
electronic transport applications ranging from the diffusive
to the ballistic limits. The bandstructure velocity and ballistic
on-current in NWs as a function of the cross sectional size,
transport orientation, carrier type, and gate bias is the focus
of this work.
The properties of one-dimensional silicon NWs13–18 and
two-dimensional 2D thin-body devices19–21 in the high
symmetry orientations 100, 110, and 111, have been ad-
dressed in a variety of theoretical studies. The challenges in
simulating ultra-thin-body UTB and NW devices in which
the atoms are countable in their cross section, call for sophis-
ticated models beyond the effective mass approximation, es-
pecially in describing the valence band. The
tight-binding13,14,16,17 and the k ·p 20,22 methods were used to
calculate the electronic properties of these nanostructures,
both with unstrained and strained lattice and scattering
considerations.23–26 The performance in terms of on-current
is associated with the carrier velocities, which are linked to
the effective mass and the carrier mobility. Strain engineer-
ing, in that respect, is introduced in devices as a way to
increase the carrier velocities and improve performance.27,28
These theoretical studies, however, have been performed
for specific NW cross sections or thin-body widths. A com-
prehensive study that addresses the carrier velocities and bal-
listic on-current in NWs as a function of, i channel cross
sectional size, ii carrier type n-type or p-type metal-oxide
semiconductor NMOS or PMOS, iii transport orientation
100, 110, and 111, iv gate bias, and v cross sec-
tional shape cylindrical/rectangular, has not yet been re-
aAuthor to whom correspondence should be addressed. Electronic mail:
neophytou@iue.tuwien.ac.at.
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ported. Such a comprehensive device exploration will pro-
vide useful insight into optimization strategies of NW device
performance for a variety of applications. The analysis pre-
sented in this paper addresses all these design factors. The
nearest-neighbor atomistic tight binding TB model
sp3d5s-SO Refs. 29–32 is used for the NWs’ electronic
structure calculation, coupled to a 2D Poisson solver for the
electrostatic potential. To evaluate transport characteristics, a
simple semiclassical ballistic model13,14,33,34 is used. Cylin-
drical NWs of diameters from D=3 nm to D=12 nm and
rectangular NWs from 3 nm to 12 nm wide/tall all combi-
nations of aspect ratios in three different transport orienta-
tions are considered. The design space could be further ex-
panded by the use of strain as partly shown in Ref. 15, but
this is beyond the scope of this paper.
We find that cross section reduction introduces changes
in the bandstructure features that in general increase the car-
rier velocities. The increase can vary from 0 to 100%
depending on the NW category. High inversion conditions
large gate biases also increase the carrier velocities by
50% as higher energy states are occupied. Device designs
are identified for optimized performance as well as perfor-
mance variation tolerance to cross section variations. We
note here that the ballistic model used in this study provides
the upper limit for the performance of the devices. In reality,
even devices with ultrashort channel lengths are not 100%
ballistic. The carrier velocity trends, however, reflect on the
effective mass and carrier mobility and point to the direction
of enhanced performance. In addition, imperfections and
nonidealities will also affect the performance. In the Sec. VI
of the paper, therefore, the results for one particular geom-
etry are quantified in the presence of surface roughness scat-
tering SRS using a quantum ballistic, full band, atomistic
tight-binding simulator,17,35,36 and the magnitude of this ad-
ditional variation is estimated.
This paper is organized as follows: In part II, we de-
scribe the approach followed. In part III, we present the re-
sults for the velocity and on-current as function of diameter
in cylindrical NWs. In part IV, we discuss and provide ex-
planations for the results. In part V, we extend our analysis to
rectangular NW devices. In part VI, we provide design con-
siderations for optimized performance. Finally, part VII sum-
marizes and concludes the work.
II. APPROACH
Atomistic modeling: To obtain the bandstructure of the
NWs both for electrons and holes for which spin-orbit cou-
pling is important, a well calibrated atomistic model is used.
The nearest neighbor TB sp3d5s-SO model captures all the
necessary band features, and in addition, is robust enough to
computationally handle larger NW cross sections as com-
pared to ab initio methods. As an indication, the unit cells of
the NWs considered in this study contain from 150 to
6500 atoms and the computation time needed varies from a
few hours to few days for each bias point on a single CPU.
The model itself and the parameterization used,29 have been
extensively calibrated to various experimental data of vari-
ous natures with excellent agreement.37–40 In particular, we
highlight the match to experimental data considering the val-
ley splitting in slanted strained Si UTB devices on disordered
SiGe,39 and single impurities in Si40 without any material
parameter adjustments. The model provides a simple but ef-
fective way for treatment of the surface truncation by hydro-
gen passivation of the dangling bonds on the surface of the
NW.41 What is important for this work, the Hamiltonian is
built on the diamond lattice of silicon and the effect of dif-
ferent orientations and cross sectional shapes is automati-
cally included, all of which impact the interaction and mix-
ing of various bulk bands.
The simulation approach: The devices simulated are cy-
lindrical and rectangular NWs in the 100, 110, and 111
transport orientations, surrounded by SiO2. In the case of the
cylindrical devices, the oxide thickness is set to 8 nm. These
are typical NW device sizes that have been reported in ex-
perimental studies.3,4 In the rectangular cases, the oxide used
is 1.1 nm, which is a more realistic thickness for ultimately
desired high performance devices. The simulation procedure
consists of three steps as described in detail in Ref. 13 and is
summarized here.
1 The bandstructure of the wire is calculated using the
sp3d5s-SO model. As an example, Figs. 1a and 1b
show the conduction and valence bands of the
D=6 nm cylindrical NW in the 110 direction positive
k-parts of the dispersions. The different valleys, with
different effective masses as well as band interactions,
nonparabolicities and anisotropies of the Si bulk band-
structure, especially for the valence band, are all cap-
tured by the model and appear in the NW
dispersions.
2 A semiclassical top-of-the-barrier ballistic model is used
to fill the electronic states and compute the transport
characteristics.13,14,33,34 The range of validity of this
model is explored in detail in Ref. 42 with a much more
computationally demanding three-dimensional 3D full
non-equilibrium Green’s function NEGF model. There
it was shown that the approach is valid when the wire’s
length/width ratio exceeds L /W5 in which case
source-drain tunneling is suppressed.
3 The 2D Poisson equation is solved in the cross section
of the wire to obtain the electrostatic potential. It is
added to the diagonal on-site elements of the atomistic
Hamiltonian as an effective potential for recalculating
the bandstructure until self consistency is achieved.
FIG. 1. Color online Equilibrium dispersion relations for the D=6 nm
110 NW positive k-states. a Electrons. b Holes. The edges of the first
band are shifted to E=0 eV. a0 is the unit cell length.
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Although the transport model used is a simple ballistic
model, it allows for examining how the bandstructure alone
will affect the channel properties and transport characteris-
tics and thus, it provides essential physical insight. It is the
simplicity of the transport model, which allows to shed light
on the importance of the dispersion details and their effect on
transport.
III. RESULTS
The average carrier velocity or injection velocity vinj of
the wires, defined as ID /qn, where ID is the ballistic drain
on-current and n is the carrier density in the NW cross sec-
tion, depends strongly on carrier type, cross section diameter,
and orientation. Figure 2 presents these results, while Fig. 3
extends the analysis by including the dependence on gate
bias as well. Figure 2a shows the carrier velocity for the
cylindrical NMOS dotted lines and PMOS circled lines
NWs in the 100 blue, 110 red, and 111 black trans-
port orientations at on-state VG= VD=1 V as a function
of the wire’s diameter. Large differences in the carrier veloci-
ties of the different NW orientation and carrier type are ob-
served. Within the same NW category, large variations are
also observed as the diameter reduces. The changes are more
prominent in the PMOS 111, PMOS 110, and NMOS
110 cases. There, the velocity increases by up to a factor of
2 as the diameter reduces. The other three cases show mi-
nor velocity variations. As it will be explained in the Sec. IV,
this behavior originates purely from bandstructure changes.
Figure 2b shows the charge density as a function of the
diameter. The charge increases almost linearly with cross
section for devices at these diameter scales, following the
increase in the cylindrical oxide capacitance COX
=20 / ln1+ tOX /a with the radius a. The charge, how-
ever, is of similar magnitude in all cases, irrespective of ori-
entation, NMOS, or PMOS because the gate oxide dominates
the overall capacitance in Si NWs. The NMOS NWs have
only slightly higher charge than the PMOS ones. The total
gate capacitance CG in our simulations is degraded from COX
by 20%–30% as also shown in Ref. 13. This degradation
is the same irrespective of NW type. NWs of different ori-
entations or carrier type, have small differences in their
quantum capacitance CQ of the order of 10% in most
cases, but these cause only small differences in the total gate
capacitance CG.13–15 At VG=VD=1 V, CQ varies from CQ
1.5 to CQ9 nF /m as the diameter increases from D=3
to D=12 nm. It increases with gate bias because CQ a mea-
sure of the density of states at the Fermi level, and more and
more subbands are occupied as the bias increases. The val-
ues are very similar in magnitude for all NW types. The
oxide capacitance, on the other hand, increases from
COX=0.124 to COX=0.26 nF /m in the same diameter range,
values 12 and 34 smaller than CQ, respectively. This in-
dicates that COX still dominates the electrostatics more for
the larger diameters than the smaller ones. Of course the
effect of CQ is more prominent for smaller oxide thicknesses.
Still, its importance is reduced, and at a specific diameter, the
already small variations between the different NW types do
not cause any variations in the charge density.
When considering ultrascaled transistors, transport can
be close to the ballistic limit.4 In this case the current through
a device is simply given by the product of charge times ve-
locity, ID=qnvinj. The on-current versus diameter is shown
in Fig. 2c. It increases with diameter but its magnitude, as
well as its rate of increase, is different for each NW case. The
NWs with the larger velocity variations have the smaller
variations in ION as the diameter changes, as indicated by the
PMOS 111 ID range versus the NMOS 100 ID range in
Fig. 2c. When the carrier velocity does not vary signifi-
cantly with diameter, the change in ID follows the change in
the charge density with diameter. This is the case for all
NMOS NWs and the PMOS 100 NWs. In the PMOS 110
and 111 cases where the carrier velocity increases as the
diameter decreases, the counter-acting effect of velocity in-
crease and capacitance decrease makes the ballistic current
more tolerant to diameter variations. This behavior is better
illustrated in Fig. 2d, which shows the on-current of each
NW category normalized to its higher value the value of the
D=12 nm NW. The PMOS 110 and PMOS 111 NWs
have the least on-current reduction as the diameter decreases.
As the diameter is scaled by four times from D=12 to
D=3 nm, ID reduces by 2 in the PMOS 110 and PMOS
111 cases, whereas it reduces by 3 times in the rest of the
NW categories. This behavior can potentially provide a
mechanism for device designs with ballistic performance
more tolerant to structural variations, especially considering
the difficulties in controlling the line etch roughness in nano-
fabrication processes.
From Figs. 2a and 2c, it is evident that the designs
are diameter dependent since at a certain NW diameter dif-
ferent NWs perform differently. For the NMOS cases, at
larger diameters, the 100 NWs dotted-blue perform better,
closely followed by the 110 NWs dotted-red. At smaller
diameters this order is reversed. For the PMOS cases, at
larger diameters the performance of the 110 NW circled-
red suffers compared to the 111 NWs circled-black. At
smaller diameters, however, the 110 NWs suffer a smaller
performance reduction, and their performance becomes simi-
FIG. 2. Color online Results for cylindrical NMOS and PMOS NWs at
VG=1 V and VD=1 V vs diameter. a Carrier injection velocity. b
Charge density. c On-current. d On-current normalized to its maximum
value the D=12 nm value.
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lar to the 111 NWs’ performance. The fact that the NMOS
111, and especially the PMOS 100 NWs always lack on
performance, leaves the 110 direction the one with high
performance for both carrier types in the entire diameter
range. This is enhanced by the fact that 110 NWs suffer
less performance loss as the diameter reduces, for both car-
rier types. In complementary metal-oxide semiconductor
CMOS applications, for which both NMOS and PMOS
need to be utilized, 110 seems to be the optimal case.
The results of Fig. 2 are drawn at on-state at a fixed
VG= VD=1 V. Figure 3 generalizes these results by show-
ing the variation in the velocity, charge, and current as a
function of diameter, orientation, and additionally gate bias.
Row-wise, results for carrier velocity first row, charge
second row, and current third row versus VG are shown.
Columnwise, results for the different transport orientations
are shown, 100—first column, 110—second column, and
111—third column. The left/right panels of each figure
negative/positive VG, show results for PMOS/NMOS NWs,
respectively. The NWs considered are cylindrical in cross
section as shown in the inset of Fig. 3a with diameters
varying from D=12 nm down to D=3 nm in decrements of
1 nm. The arrows in each subfigure indicate the direction of
diameter reduction.
The carrier velocities of the NWs versus VG are shown
in Figs. 3a–3c. In all cases, the carrier velocities increase
with increasing VG positive for the NMOS and negative for
the PMOS cases. At higher inversion conditions, higher en-
ergy states are occupied with higher carrier velocity
vinjdE /dk. The increase in the carrier velocity with gate
bias increase is as high as 50% and appears in all NW
cases.
The strong diameter dependence in the cases of PMOS
110 and 111 NWs Figs. 3b and 3c, left panels is also
observed through all biases. As the diameter scales from
D=12 to D=3 nm, the velocity doubles from vinj0.7
105 to vinj1.4105 m /s values around VG=0 V, in-
dependent of gate bias. A similar variation trend, but at a
smaller scale is observed for the NMOS 110 NWs Fig.
3b, right panel, for which the velocity increases from
vinj0.9105 to vinj1.2105 m /s as the diameter is re-
duced values around VG=0 V. On the other hand, in the
cases of PMOS 100 Fig. 3a, left panel, NMOS 100
Fig. 3a, right panel, and NMOS 111 Fig. 3c, right
panel, the carrier velocity has only a small diameter depen-
dence. In these cases, the variation trends intermix at differ-
ent gate biases and cannot be identifed as monotonically in-
creasing or decreasing with diameter. Explanations for all
these trends are provided below in the Sec. IV.
Comparing the magnitude of the velocities in each NW
category, NMOS NWs in the 100 and 110 directions have
similar performance, with their velocities at low gate bias
being about vinj1105 m /s. In the NMOS 110 case, the
D=3 nm NW has a slight advantage with the velocity rais-
ing to vinj1.15105 m /s. The NMOS 111 NW veloci-
ties are 20% lower at vinj0.8105 m /s. In the PMOS
FIG. 3. Color online Results for cylindrical NWs of diameters varying from D=12 nm down to 3 nm, PMOS and NMOS vs VG for VD=1 V. PMOS NW
results are shown for negative VG, NMOS results for positive VG. The arrows indicate the direction of diameter decrease in the cases for which a unidirectional
trend is observed. a–c Carrier velocities. d–f Charge density for D=8 nm down to D=3 nm. g–i Ballistic current for D=8 nm down to
D=3 nm. Left column—100 oriented wires. Middle column—110 oriented wires. Right column—111 oriented wires. Inset of a: the cylindrical NW
cross section.
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NW cases, at a specific diameter size, the 111 NWs per-
form better, followed by the 110 NW and finally by the
100 oriented NWs. The PMOS 100 NWs can only deliver
vinj0.5105 m /s low gate bias value, which makes
them the NWs with the lowest carrier velocities of all cat-
egories examined for all diameter sizes. This behavior holds
for all gate bias conditions.
In Figs. 3d–3f second row and Figs. 3g–3i third
row, we show the charge and ballistic current, respectively,
of the NWs with diameters from D=8 nm down to
D=3 nm for which a large velocity variation is observed. As
also shown in Fig. 2b, at the same gate overdrive the
charge in the NWs of the same diameter is of similar mag-
nitude, changing linearly with the oxide capacitance, irre-
spective of orientation, NMOS or PMOS.
The ballistic ID versus VG characteristics in Figs.
3g–3i are given by the product of the charge times veloc-
ity ID=qnvinj. In the NMOS NW cases all right panels,
where the carrier velocity does not vary significantly with
diameter, the change in ID follows the change in the charge
density with diameter. Same happens to the PMOS 100
NWs Fig. 3g, left panel. At a given VG value, as the
diameter decreases from D=8 to D=3 nm, the ID is almost
halved. In the PMOS 110 and 111 cases Figs. 3h and
3i left panels where the carrier velocity increases as the
diameter decreases, the ballistic current is tolerant to diam-
eter variations and reduces only by 20% and 30%, respec-
tively. This is a general behavior at all gate biases.
IV. DISCUSSION
The velocity variation trends with diameter and orienta-
tion are explained in Fig. 4 for NMOS and Fig. 5 for PMOS
NWs. These figures show the first occupied subband sub-
band envelopes of the NWs of each diameter at off-state
conditions. Figures 4a–4c show results for NMOS NWs
in 100, 110, and 111 orientations, respectively. For ex-
ample, Fig. 4a shows the first occupied subband of the
D=12 nm blue-square down to the D=3 nm red-dot
NMOS 100 NW. The subband edges of each NW are
shifted to the same reference E=0 eV for comparison pur-
poses. The arrows show the direction of diameter decrease.
There are two counteracting mechanisms that affect the car-
rier velocity in these NWs as the diameter decreases, i the
 mass increases, a result of nonparabolicity in the disper-
sion of the Si bulk bandstructure. From the bulk value of
m=0.19m0, it increases to 0.27m0 at D=3 nm.13 ii The
off- valleys with heavier transport mass m=0.89m0, but
light quantization mass, shift higher in energy. The second
mechanism is slightly stronger and the combined effect is
that the velocities are slightly higher for NWs of smaller
diameters. As the gate bias increases, however, electrostatic
confinement also increases the valley separation of the larger
diameter NWs. No clear trend in the velocities at all biases
can, therefore, be identified as earlier described in Fig. 3a
right panel.
Figure 4b shows the first occupied subband of the
110 NWs of all diameters. As the diameter reduces i the 
mass slightly reduces a result of the anisotropic dispersion
of the Si bulk bandstructure Ref. 13, and ii the heavier
transport mass off- valleys shift higher in energy. Both ef-
fects tend to increase the carrier velocities. A clear trend in
velocity reduction as the diameter reduces is therefore ob-
served, as shown in Fig. 3b right panel.
In the case of the 111 NMOS NWs in Fig. 4c, the
mass of the first conduction subband slightly increases as the
diameter reduces the curvature reduces. This increase is
only marginal and does not lead to any observable variations
in the carrier velocities as shown in Fig. 3c right panel.
Figure 5 shows the same quantities as in Fig. 4, but for
the PMOS NWs. Figure 5a shows the first two occupied
subbands for the 100 PMOS NWs as the diameter reduces
from D=12 nm blue-square to D=3 nm red-dot. The
subbands indicate no clear trend in their curvature as a func-
tion of diameter. Instead, an oscillatory behavior is
observed,14 with several band-crossings between bands from
wires of different diameters. Showing the higher two bands
in this case indicates the oscillations more clearly. This re-
flects in the velocities of Fig. 3a left panel, for which no
significant variation exists, and as the gate bias increases, the
magnitude of the velocities of wires with different diameters
is also observed to interchange. The oscillatory behavior of
the subbands keeps the carrier velocities low. The low bias
velocity of 100 PMOS NWs is vinj0.5105 m /s,
whereas in all other NW categories the velocities are almost
2 higher.
The variation pattern in the subband envelopes of the
FIG. 4. Color online The first subband subband envelope of NMOS NWs
as the diameter scales from D=12 to 3 nm. The arrows indicate the direction
of diameter decrease. a 100 oriented wires. b 110 oriented wires. c
111 oriented wires. The minima of all bands are shifted to E=0 eV.
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110 and 111 PMOS NWs in Figs. 5b and 5c is clearer.
Here the subbands undergo a large transformation as the di-
ameter decreases, acquiring a larger curvature and lighter
effective masses, and thus significantly higher carrier veloci-
ties. This explains the velocity trend in Figs. 3b and 3c
left panels. The subband shape behavior, and its large
change under cross section reduction is described in detail in
Ref. 14, and is a result of the anisotropy of the heavy-hole
subband of the valence band shown in the inset of Fig. 5b.
There, the 45° lines drawn show the relevant energy lines
that form the subbands for NWs with the 11¯0 surface quan-
tized, as is the case for the 110 and 111 oriented NWs.
As the diameter reduces, subbands further away from the
center of the Brillouin zone are utilized, which have large
curvatures and lower effective masses. The arrow along the
45° lines shows the direction of decreased wire cross section,
corresponding to larger k-value quantization. The subband
trend in Fig. 5b has its origin in this anisotropic energy
surface. Of course, real NW quantization involves many
more interactions, but the basic trend of the heavy-hole
band is transferred to the NW subbands. A similar effect is
responsible for the subband trend of the 111 NWs shown in
Fig. 5c.
V. RESULTS FOR RECTANGULAR NWS
After investigating the carrier velocity and current varia-
tions of cylindrical NWs, we extend our analysis to rectan-
gular NWs with widths/heights varying from 3 to 12 nm all
aspect ratios, for the three orientations under consideration.
Figures 6 and 7 show the results for NMOS and PMOS
NWs, respectively. Due to the large volume of the data for
NWs with various aspect ratios and gate biases, only the
velocity first row and current second row results at on-
state VG=VD=1 V for NMOS and VG=VD=−1 V for
PMOS are presented. The lower left corners of the subfig-
ures in Figs. 6 and 7 show the velocity/current of the
33 nm2 NWs, whereas the upper right corners show the
velocity/current of the 1212 nm2 wires. Other than the
width/height of the NWs no other parameter is changed in
the simulations.
Figures 6a–6c first row of Fig. 6 present the veloc-
ity results for the 100, 110, and 111 oriented NMOS
NWs, respectively. In all cases, cross section reduction re-
sults in higher velocities higher velocities in the lower/left
FIG. 5. Color online The first subband subband envelope of PMOS NWs
as the diameter scales from D=12 to 3 nm. The arrows indicate the direction
of diameter decrease. a 100 oriented wires the first two subbands are
shown. b 110 oriented wires. c 111 oriented wires. The minima of all
bands are shifted to E=0 eV. Inset of b: the heavy-hole subband of the Si
bandstructure with 11¯0 surface quantization subbands indicated.
FIG. 6. Color online 2D surfaces of transport quantities for rectangular
NMOS NWs as the width W /height H directions vary from W=3 to
W=12 nm and H=3 to H=12 nm. a–c The average carrier velocity in
105 m /s for 100, 110, and 111 directed wires, respectively. d–f
The current density in 	A for 100, 110, and 111 directed wires, respec-
tively. The lower row indicates the NW directions and surface orientations.
FIG. 7. Color online 2D surfaces of transport quantities for rectangular
PMOS NWs as the width W /height H directions vary from W=3 to W
=12 nm and H=3 to H=12 nm. a–c The average carrier velocity in
105 m /s for 100, 110, and 111 directed wires respectively. d–f
The current density in 	A for 100, 110, and 111 directed wires, respec-
tively. The lower row indicates the NW directions and surface orientations.
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than the upper/right part of the figures. In the 100 NW
case in Fig. 6a, following the cylindrical case
arguments, the off- valley is pushed higher in energy and
the overall velocity is higher. The velocity variation in the
entire figure is of the order of 8%, ranging from
1.2105–1.3105 m /s.
In the case of the 110 NMOS NWs in Fig. 6b, the
width and the height surfaces are in the 11¯0 and 001
directions, respectively, as shown in the third row of Fig. 6.
The nature of valley quantization is different for each sur-
face. In the height in the 001 quantization direction, the 
valleys have light transport mass, but heavy quantization
mass. The off- valleys have the reverse, heavy transport
mass, but light quantization mass. Reducing the height lifts
the lightly quantized off- valleys, just as in the 100 NW
cases above, and increases the velocities i.e., the velocities
increase as one moves from top to bottom in Fig. 6b. On
the other hand, in the 11¯0 width direction, the off- valleys
are more heavily quantized than the  valleys. Variations in
the width do not shift their energy minima strongly, and the
carrier velocities are therefore almost constant along that
direction.
An extrapolation of our results, indicates that NMOS
001/110 channels extension beyond the lower-right cor-
ner of Fig. 6b, have higher velocities than NMOS
11¯0 / 110 channels extension beyond the upper-left cor-
ner of Fig. 6b. Experimental data on the channel mobility
versus transport and quantization orientation in Si metal-
oxide-semiconductor field-effect transistor MOSFET
channels21,43 show that the mobility is also higher for NMOS
001/110 rather than 11¯0 / 110 channels. Although the
mobility depends also on the scattering process and not only
on bandstructure, the velocity results point toward a possible
explanation of the experimental behavior. Furthermore, for
long channel NWs devices with finite width, the fact that the
velocity is not sensitive to variations in the 11¯0 direction,
points toward utilizing this direction as the one for which the
line etch control is minimal in the fabrication process, so that
the performance variation due to size variations is reduced.
Comparing the magnitude of the carrier velocities, it is
very similar in the 100 and 110 oriented NWs in Figs.
6a and 6b since in both cases it is mostly determined by
the  valleys. It ranges from 1.1105–1.3105 m /s. On
the other hand, the velocities of the 111 oriented NWs in
Fig. 6c, are determined by tilted Si conduction band ellip-
soids of higher effective mass m0.43m0 in bulk.13 They
are therefore 30% lower, ranging only from
0.9105–1.1105 m /s. Still, however, the same pattern is
followed, where size reduction increases carrier velocities.
Figures 6d–6f present the ballistic on-current results
for the NWs in the three orientations. Since the charge in-
creases linearly with the cross section by almost four times
in Fig. 2b, and the velocity decreases by only 30%, the
on-current increases monotonically following the increase in
the cross section. As in the cylindrical NW cases earlier, the
on-current is higher for the 100 NWs, closely followed by
the 110 NWs, whereas the 111 NWs have 25% lower
on-current. The contour lines in the subfigures, all tilted at
45°, indicate the linear increase in ID with cross section
increase, as well as the symmetry between width/height
surfaces, even in the velocity asymmetric case of the
110 NWs.
Figures 7a–7c present the carrier velocities for the
rectangular PMOS NWs. The velocities of the 110 and
111 NWs in Figs. 7b and 7c range from vinj1
105–1.5105 m /s, and vinj1.2105–1.8105 m /s,
respectively, a variation of 50%. For the 100 NWs in Fig.
7a, the velocities range from vinj0.5105–0.8
105 m /s and are much lower compared to all other NW
cases of either carrier type. Similar to the NMOS case, in
general, cross section size reduction increases the carrier ve-
locities. This is more evident in the 100 and 111 NW
orientation cases of Figs. 7a and 7c, respectively. Figure
7b, on the other hand, shows a strong surface anisotropic
behavior for the 110 PMOS NWs. Scaling of either NW
side width in 11¯0 or height in 001, increases carrier
velocities. In the case of scaling the height, however, at
6 nm the velocity gets a downwward jump before it starts
to increase again. This is attributed to the anisotropic quan-
tization mass in the two surfaces and detailed explanations
are provided in Ref. 15.
It is also worth mentioning here that in the case of the
PMOS 110 channels, experimental data21,43 show that long
channel 11¯0 / 110 MOSFET channels have higher mobil-
ity than the 001/110 ones, the opposite of what is ob-
served in the NMOS 110 channels. The different carrier
velocities in the two PMOS channels could point to the rea-
sons that might be responsible for this. Scaling of the 11¯0
width quantizes the k-space along the light branch of the
anisotropic heavy-hole valley inset of Fig. 5b. Scaling the
001 height does not provide this advantage. Although this
surface difference is only weakly reflected in the velocities
of the narrow NWs of Fig. 7b left versus lower parts,
simulations using real 2D bandstructures could potentially
demonstrate the difference in velocities between the two sur-
faces. In general, however, physical scaling of the channel in
directions that utilize the larger curvature regions of the bulk
bandstructure is beneficial to the carrier velocity and device
performance as the scaling of the 11¯0 width in the PMOS
11¯0 / 110 case.
Figures 7d–7f show the PMOS NWs ballistic on-
current results for the three orientations. In the 100 case in
Fig. 7d and 111 case in Fig. 7f, the on-current increases
monotonically as the cross section increases, similar to the
NMOS cases. In the case of the 110 NWs in Fig. 7e, the
on-current has a more complex behavior, following the com-
plex behavior of the velocity in Fig. 7b. Here, the regions
of 3–5 nm and 7–12 nm of height, and for any width are
design regions for low on-current variations to large cross
section variations. Around a height of 6 nm, however,
large variations are observed and device designs with such
height should be avoided. Comparing the magnitude of the
on-current in the PMOS NW cases, it is in general higher for
the 111 NWs, closely followed by the 110 NWs, whereas
the performance of the 100 NWs is almost half compared
to the other NWs.
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VI. DESIGN CONSIDERATIONS
Table I summarizes the performance comparisons be-
tween the NWs of the different orientations for the small
D=3 nm and the larger D=12 nm diameters. The indi-
cations “High,” “Fair,” and “Low”, refer to the relative per-
formance of the NWs of each row orientation comparison
and not necessarily on an absolute scale. The numbers within
brackets correspond to the performance order both carrier
velocity and current have the same order of the different
orientated NWs within each row. Although this table is con-
structed according to the cylindrical NW results, the same
conclusions follow in the cases of the rectangular devices.
In the case of NMOS NWs, in Table I, both the 100
and 110 orientations have high performance, with the 100
orientation having an advantage at larger diameters and the
110 at smaller diameters. The 111 NWs have lower per-
formance at smaller diameters and fair at larger diameters
compared to the two other orientations. The PMOS perfor-
mance comparison is also shown in Table I. In this case, the
111 orientation is the most advantageous in all diameter
ranges, closely followed by the 110 orientation, whereas
the 100 orientation performs purely for all NW diameters.
PMOS 111 NWs perform higher than all other NWs
PMOS or NMOS, and are the optimal solution for applica-
tions that require high performance individual NWs. Since
the NMOS 111 and especially the PMOS 100 NWs per-
form purely, for CMOS applications that both NMOS and
PMOS high performance is required, the 110 orientation
seems to be the optimal solution.
Upto this point our analysis considered infinitely long,
undistorted NWs with perfect surfaces, assuming perfect
manufacturability. In reality, structure imperfections exist in
devices and affect the performance.44–48 Controlling the line
edge roughness in nanofabrication processes imposes chal-
lenges, and the lack of it leads to device-to-device perfor-
mance variations. The width is usually less well controlled
since it is formed by etching, whereas the height is controlled
by growth and can be more precise. For the high perfor-
mance rectangular PMOS 110 NWs build on 001 sub-
strates, the on-current is not significantly sensitive to the
width Fig. 7e. It is also not significantly sensitive to the
height, except at around 6 nm of height, a design region that
should be avoided. In the NMOS 110 case the 001/110
configuration is also beneficial since the velocity is almost
constant in the 11¯0 width direction. Although the ballistic
on-current in Fig. 6e is symmetric with respect to the
width/height, devices are not 100% ballistic, and therefore it
is still beneficial to have the direction of least control aligned
with the direction of velocity invariance.
As a design strategy, therefore, our results demonstrate
that out of all NWs examined, the 110 oriented NWs are
advantageous for CMOS technology applications in either
design case, i if the design goal is driven by the highest
performance assuming perfect manufacturing abilities or ii
if the design is driven by low device-to-device performance
fluctuations. Design regions with velocity and on-current in-
sensitivity to geometry can provide low device-to-device
variations strategies for both, long channel devices, and short
channel close-to-ballistic devices. In the cases of the 110
channel orientations built on 001 substrates, design regions
can be identified for either case, while still keeping the
performance high.
An important source of performance variation and deg-
radation is surface roughness scattering SRS. To quantify
the previous results, we examine the effect of SRS on the
velocity and current variations for the case of the NMOS
110 D=3 nm cylindrical NW. For this purpose, real-space
3D, full-band, quantum ballistic simulations are performed
using the OMEN code,17,35,36 in which the roughness is treated
in a realistic way by adding/subtracting atoms on the surface
of the NW.44 A 15% degradation, as well as an additional
30% variation in the velocities is computed by using a
sample size of 50 rough NWs. A 10% variation in the on-
current is also observed, in agreement with other
works.45,47,48 This is an indication of an additional variation,
on top of the variation expected due to bandstructure as a
result of diameter change. A proper and more elaborate in-
vestigation the effect of SRS which targets all orientations
and a large range of diameter sizes will be presented else-
where. These numbers, however, further stress the need of
device and circuit designs tolerant to performance variations
originating from structure variations and nonidealities.
Bandstructure features can provide a mechanism to partially
help on this.
VII. CONCLUSION
An atomistic tight-binding approach and a semiclassical
ballistic model are used to calculate the bandstructure veloc-
ity and ballistic current of NW devices, self-consistently with
the electrostatic potential. NMOS and PMOS NWs of diam-
eters from D=12 nm down to D=3 nm in 100, 110, and
111 orientations, of cylindrical and rectangular cross sec-
tional shapes are considered. The carrier velocities are strong
function of orientation, band type, diameter, and bias. Cross
section scaling, in general increases the carrier velocities ei-
ther by raising the energy minima of the heavier transport
mass valleys or by significantly changing the subbands’ cur-
vature. PMOS 110 and 111 NWs have the largest velocity
sensitivity to diameter, in which cases the velocity doubles as
the diameter scales from D=12 to D=3 nm. The carrier ve-
locity of NMOS 110 NWs is also sensitive to the diameter
but at a smaller degree. On the other hand, the velocities of
NMOS 100 and 111, and PMOS 100 NWs are insensi-
tive to the diameter. Gate bias also tends to increase carrier
TABLE I. Relative performance comparison for the NWs of the different
orientations and diameters: a NMOS. b PMOS.
NMOS performance 100 110 111
Small D 3 nm High 2 High 1 Low 3
Large D 12 nm High 1 High 2 Fair 3
PMOS performance 100 110 111
Small D 3 nm Low 3 High 2 High 1
Large D 12 nm Low 3 Fair 2 High 1
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velocities by 50%, as higher energy states are occupied at
inversion conditions. Trends in carrier velocity with diameter
do not completely reflect to the terminal current characteris-
tics because the carrier density is also subject to the change
of the cross section geometry. The ballistic on-current shows
less sensitivity with cross section fluctuations in the cases of
110 PMOS and 111 PMOS NWs, whereas in the rest of
the cases it varies linearly with cross section. The PMOS
111 NWs are the ones with the highest performance from
all NW categories, whereas the PMOS 100 the ones with
the lowest performance. The 110 oriented NWs, on the
other hand, are the ones with both, high NMOS and PMOS
carrier velocities and on-current, and therefore more suitable
for CMOS applications. In either case, if the design goal is
driven by the highest performance assuming perfect manu-
facturability or if the design is driven by low device-to-
device performance fluctuations, this study suggests the
001/110 oriented NWs for both NMOS and PMOS NW
devices for either long channel or short channel ballistic
devices.
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